Behavioral Modelling In Verilog Examples