State Diagram Example In Digital Logic Design