Systemverilog Logic Vs Reg