What Is Logic In Verilog