Combinational Vs Sequential Logic Verilog