Difference Between && And & In Verilog