Results for: Full Subtractor Verilog Code In Gate Level Modeling