Gate Level Modelling In Verilog Examples