Systemverilog Bit Vs Logic