Systemverilog Logic Vs Wire