Systemverilog Logic Vs Wire Vs Reg